分析Vcore的&ampamp;3.3V5V力量管理者电路(英文)

上传人:ilkj****kghj 文档编号:248124100 上传时间:2024-10-22 格式:PPTX 页数:29 大小:881.86KB
返回 下载 相关 举报
分析Vcore的&ampamp;3.3V5V力量管理者电路(英文)_第1页
第1页 / 共29页
分析Vcore的&ampamp;3.3V5V力量管理者电路(英文)_第2页
第2页 / 共29页
分析Vcore的&ampamp;3.3V5V力量管理者电路(英文)_第3页
第3页 / 共29页
点击查看更多>>
资源描述
,Click to edit Master title style,Click to edit Master text styles,Second level,Third level,*,*,*,AnalyzethepowerregulatorcircuitforVcore&3.3V/5V,PresentbyLukeXu,2003/11/27,1,AnalyzethepowerregulatorcircuitforVcore&3.3V/5VbaseonKT9,TheContents,1.,TypicalNotebookPowerSupplyDiagram,2.Analyzethe3.3V&5Vregulatorcircuit,3.AnalyzetheCPUVcoreregulatorcircuit,4.Conclusions,5.Q&A,2,1.,TypicalNotebookPowerSupplyDiagram,1.1,BlockDiagramofNotebookPowerSupply,1.2,NS87570PowerSequence,3,1.1,BlockDiagramofNotebookPowerSupply,3V_MODEM,MAX1632,12V,12VS,5VSUS,5V,3VSUS,3V,MAINON,SUSON,SUSD,MAIND,SUSD,MAIND,S5_MODENEN,SC1470,SC1480,HIP6301,2_5VSUS,VTT_DDR,VHCORE,SMART CHARGER,RUN/ON3,ADAPTER,TIME/ON5,SUSON,MAINON,CORE_EN,VH,VH,PWR_SRC,VID(04),4,NS87570,MS1535+,DC to DC Buck Converter,Logic&Delay circuit,-DNBSWON,-NBSWON,-SUSB,-SUSC,SUSON,MAINON,VRON,HWPG_POWER,NPWROK,NB_PWROK,SB_PWROK,CPU_PWRGD,(1),RVCC,(2),(3),(4),(5),(6),(7),PWR BUTTON,1.2,NS87570 Power Sequence,5,2.Analyzethe3.3V&5Vregulatorcircuit,2.1SomeBasicsonSynchronousBuckConverter,2.2Introduce typicalcontrolICspecification of MAX1632 Controller,2.3Analyzethe3.3V&5VregulatorSchematics,6,2.1SomeBasicsonSynchronousBuckConverter,Co,Vin,L1,M1,Vo,M2,Cin,GND,BasicOperation:,Topswitch M1“on”and bottomswitchM2,“,“off”,Vin-Voacross L1 andcurrent flows in M1,L1,and intothe loadwithpositiveslope.,Topswitch M1“off,”,”andbottomswitch M2“on”,Vovoltage acrossL1(reverse)and currentflowsinL1andintotheloadwith negative slope.,Firstorder,input-outputvoltagerelation:,7,2.1SomeBasicsonSynchronousBuckConverter(Cont.),t1,t4,Top Gate Drive,Bottom Gate Drive,Top Switch Current,Bottom Switch Current,Bottom Diode Current,Bottom Channel Current,Switch Node Voltage,Inductor Current,t0,t2,t3,t5,t7,t6,t8,t9,t,t,Co,Vin,L1,M1,Vo,M2,Cin,GND,SN,8,2.2Introduce typicalcontrolICspecification of MAX1632 Controller,Thefeaturesofcontroller Max1632:,96%Efficiency,+4.2V to+30V InputRange,Selectable 3.3V&5VFixed orAdjustableOutputs(Dual Mode),12VLinear Regulator,5V/50mALinear RegulatorOutput,Precision 2.5V ReferenceOutput,ProgrammablePower-Up Sequencing,Power-Good(RESET)Output,Output Overvoltage Protection,Output UndervoltageShutdown,200kHz/300kHz Low-Noise,Fixed-FrequencyOperation,Low-Dropout,99%Duty-FactorOperation,2.5mW Typical QuiescentPower(+12Vinput,both,SMPSs on),4ATypicalShutdownCurrent,9,2.2Introduce typical control ICspecification of MAX 1632 Controller(Cont.),MAX1632Block Diagram,10,2.2Introduce typical control ICspecification of MAX 1632 Controller(Cont.),PinDescription,PIN,NAME,FUNCTION,1,CSH3,Current-Sense Input for the 3.3V SMPS.Current-limit level is 100mV referred to CSL3.,2,CSL3,Current-Sense Input.Also serves as the feedback input in fixed-output mode.,3,FB3,Feedback Input for the 3.3V SMPS;regulates at FB3=REF(approx.2.5V)in adjustable mode.FB3 is a Dual Mode input that also selects the 3.3V fixed output voltage setting when tied to GND.Connect FB3 to a resistor divider for adjustable-output mode.,4,12OUT,12V/120mA Linear Regulator Output.Input supply comes from VDD.Bypass 12OUT to GND with 1F minimum.,5,VDD,Supply Voltage Input for the 12OUT Linear Regulator.Also connects to an internal resistor divider for secondary winding feedback,and to an 18V overvoltage shunt regulator clamp.,11,2.2Introduce typical control ICspecification of MAX 1632 Controller(Cont.),PinDescription,PIN,NAME,FUNCTION,6,SYNC,Oscillator Synchronization and Frequency Select.Tie to,VL for,300kHz operation;tie to GND for,2,00kHz,operation.Can be driven at 240kHz to 350kHz for external synchronization.,7,TIME/ON5,Dual-Purpose Timing Capacitor Pin and ON/OFF Control Input.See Power-Up Sequencing and,ON/OFF,Controls section.,8,GND,Low-Noise Analog Ground and Feedback Reference Point,9,REF,2.5V Reference Voltage Output.Bypass to GND with 1F,min.,10,SKIP,Logic-Control Input that disables Idle Mode when high.Connect to GND for normal use.,11,RESET,Active-Low Timed Reset Output.RESET swings GND to VL.Goes high after a fixed 32,000 clock-cycle delay following power-up.,12,FB5,Feedback Input for the 5V SMPS;regulates at FB5=REF(approx.2.5V)in adjustable mode.FB5 is a Dual Mode input that also selects the 5V fixed output voltage setting when tied to GND.Connect FB5 to a resistor divider for adjustable-output mode.,12,2.2Introduce typical control ICspecification of MAX 1632 Controller(Cont.),PinDescription,PIN,NAME,FUNCTION,13,CSL5,Current-Sense Input for the 5V SMPS.Also serves as the feedback input in fixed-output mode,and as the bootstrap supply input when the voltage on CSL5/VL is 4.5V.,14,CSH5,Current-Sense Input for the 5V SMPS.Current-limit level is 100mV referred to CSL5.,15,SEQ,Pin-Strap Input that selects the SMPS power-up sequence:,SEQ=GND:5V before 3.3V,RESET output determined by both outputs;SEQ=REF:Separate ON3/ON5 controls,RESET output determined by 3.3V output;SEQ=VL:3.3V before 5V,RESET output determined by both outputs,16,DH5,Gate-Drive Output for the 5V,high-side N-channel switch.DH5 is a floating driver output th
展开阅读全文
相关资源
正为您匹配相似的精品文档
相关搜索

最新文档


当前位置:首页 > 商业管理 > 市场营销


copyright@ 2023-2025  zhuangpeitu.com 装配图网版权所有   联系电话:18123376007

备案号:ICP2024067431-1 川公网安备51140202000466号


本站为文档C2C交易模式,即用户上传的文档直接被用户下载,本站只是中间服务平台,本站所有文档下载所得的收益归上传人(含作者)所有。装配图网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。若文档所含内容侵犯了您的版权或隐私,请立即通知装配图网,我们立即给予删除!