多核处理器体系结构及并行程序设计

上传人:san****019 文档编号:22761167 上传时间:2021-05-31 格式:PPT 页数:37 大小:348.05KB
返回 下载 相关 举报
多核处理器体系结构及并行程序设计_第1页
第1页 / 共37页
多核处理器体系结构及并行程序设计_第2页
第2页 / 共37页
多核处理器体系结构及并行程序设计_第3页
第3页 / 共37页
点击查看更多>>
资源描述
1 http:/ http:/2 http:/ http:/3 http:/ http:/4 http:/ http:/5 http:/ http:/6 http:/ http:/7 http:/ http:/8 http:/ http:/9 http:/ http:/10 http:/ http:/11 Single core , With HT ( Eg. Pentium 4 Processor With HT )Integer and Floating Point ThreadsL2 Cache and ControlL2 Cache d Control L1 D-Cache and D-TLBSchedulers IntegerTrace Cache Rename/Alloc uop QueuesBTBuCodeROM 3 3DecoderBTB & I-TLB Floating Point2 threads can be executed at the same time (per processor) if theyre not competing for the same execution resource http:/ http:/12 Single core , With HT( Eg. Pentium 4 Processor with HT )Two Floating Point ThreadsL2 Cache and ControlL2 Cache d Control L1 D-Cache and D-TLBSchedulers IntegerTrace Cache Rename/Alloc uop QueuesBTBuCodeROM 3 3DecoderBTB & I-TLB Floating Point2 threads CANNOT be executed at the same time (per processor) if theyre competing for the same execution resource (eg. 2 floating point threads in a P4P architecture) http:/ http:/13 Dual core , Without HT( Eg. Pentium D Processor )Two Floating Point ThreadsL2 Cache and ControlL2 Cache d Control L1 D-Cache and D-TLBSchedulers IntegerTrace Cache Rename/Alloc uop QueuesBTBuCodeROM 3 3DecoderBTB & I-TLB Floating PointL2 Cache and ControlL2 Cache d Control L1 D-Cache and D-TLBSchedulers IntegerTrace Cache Rename/Alloc uop QueuesBTB uCodeROM 3 3DecoderBTB & I-TLB Floating Point Even 2 floating pointthreads can be executedat the same time now(per processor) as there are multiple floating point execution units http:/ http:/14 Dual core , With HT( Eg. Dual Core Pentium Processor Extreme Edition )Supports HTMultiple Integer and Floating Point ThreadsL2 Cache and ControlL2 Cache d Control L1 D-Cache and D-TLBSchedulers IntegerTrace Cache Rename/Alloc uop QueuesBTBuCodeROM 3 3DecoderBTB & I-TLB Floating PointL2 Cache and ControlL2 Cache d Control L1 D-Cache and D-TLBSchedulers IntegerTrace Cache Rename/Alloc uop QueuesBTB uCodeROM 3 3DecoderBTB & I-TLB Floating Point With dual core & HT together, maximum # of threads that can be executed at a time is 4 per processor http:/ http:/15 Dual Core with Hyper-Threading4 threads/socket Dual Core2 threads/socket http:/ http:/16 http:/ http:/17 http:/ http:/18 http:/ http:/19 http:/ http:/20 http:/ http:/21 http:/ http:/22 http:/ http:/23 http:/ http:/24 http:/ http:/25 http:/ http:/26 http:/ http:/27 http:/ http:/28 http:/ http:/29 http:/ http:/30 http:/ http:/31 http:/ http:/32 http:/ http:/33 http:/ http:/34 http:/ http:/35 http:/ http:/36 http:/ http:/37 Eclipse PlatformPlatform Runtime Tool(plug-in)Tool(plug-in)Tool(plug-in)WorkbenchWorkspace HelpTeam
展开阅读全文
相关资源
正为您匹配相似的精品文档
相关搜索

最新文档


当前位置:首页 > 图纸专区 > 课件教案


copyright@ 2023-2025  zhuangpeitu.com 装配图网版权所有   联系电话:18123376007

备案号:ICP2024067431-1 川公网安备51140202000466号


本站为文档C2C交易模式,即用户上传的文档直接被用户下载,本站只是中间服务平台,本站所有文档下载所得的收益归上传人(含作者)所有。装配图网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。若文档所含内容侵犯了您的版权或隐私,请立即通知装配图网,我们立即给予删除!